

TDB-ACC-NO: NN81034466

DISCLOSURE TITLE: Embedded Reference or Voltage Plane for Metallized Ceramic Substrate. March 1981.

PUBLICATION-DATA: IBM Technical Disclosure Bulletin, March 1981, US

VOLUME NUMBER: 23

ISSUE NUMBER: 10

PAGE NUMBER: 4466 - 4467

PUBLICATION-DATE: March 1, 1981 (19810301)

CROSS REFERENCE: 0018-8689-23-10-4466

/ DISCLOSURE TEXT:

2p. It is possible to sputter chrome-copper-chrome circuitry onto both side of a ceramic wafer. As shown above, ceramic wafers

10 and 11 have circuitry 10A and 11A on the top side thereof and voltage

5 or reference planes 10B and 11B on the lower side thereof. The substrates 10 and 11 and the reference planes 10B and 11B have holes

10C and 11C therein.

- Substrates 10 and 11 can be stacked on a base substrate 15 which has a matrix of pins 15C therein. The holes 10C and 11C correspond in location to the location of the pins 15C, whereby substrates 10 and 11 can be stacked on top of substrate 15, making

15 a composite structure which has two layers of circuitry 10A and 11A, each of which has an associated ground plane 10B and 11B located relatively close thereto.

20 - An integrated circuit 20 is mounted on substrate 10, and an opening 21 is provided in substrate 11 to accommodate integrated circuit 20.

- Separation of the substrates may be accomplished by a selected

25 pin upset for a standoff feature or by the use of glass or ceramic beads 25.

- Rather than having planes 10B and 11B merely serve as reference

30 or voltage ground planes, circuitry can also be etched in these layers. Furthermore, substrate 11 can be positioned close enough to substrate 10 that circuitry in layer 11B can be interconnected with circuitry in layer 10A by solder ball technology.

- The sputtered metal process also coats the hole walls, producing electrical conductivity between both sides of the ceramic wafer. Etched isolation rings in the metal around the holes 10C and 11C ;may selectively prevent electrical contact with pins 15C.


35 Other

holes not on the 15C pin matrix may be used for inter-surface

electrical connection.

SECURITY: Use, copying and distribution of this data is subject to the restrictions in the Agreement For IBM TDB Database and Related Computer Databases. Unpublished - all rights reserved under the Copyright Laws of the United States. Contains confidential commercial information of IBM exempt from FOIA disclosure per 5 U.S.C. 552(b)(4) and protected under the Trade Secrets Act, 18 U.S.C. 1905.

COPYRIGHT STATEMENT: The text of this article is Copyrighted (c) IBM Corporation 1981. All rights reserved.



L Number	Hits	Search Text	DB	Time stamp
1	4269	etch\$4 with ground	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/06/25 13:03
2	1149	(etch\$4 with ground) and ((mechanical adj align\$5) or pin or tab or slot)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/06/25 13:02
3	284	(etch\$4 with ground) same ((mechanical adj align\$5) or pin or tab or slot)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/06/25 13:02
4	210	((etch\$4 with ground) same ((mechanical adj align\$5) or pin or tab or slot) same (conductive or metal or metallization or metallisation or metallic or conducting or conductor or trace or wiring or circuit or pcb pwb)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/06/25 13:03
5	1735	etch\$4 near4 ground	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/06/25 13:03
6	88	(((etch\$4 with ground) same ((mechanical adj align\$5) or pin or tab or slot) same (conductive or metal or metallization or metallisation or metallic or conducting or conductor or trace or wiring or circuit or pcb pwb)) and (etch\$4 near4 ground)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/06/25 13:04